Skip to content

Verilog: allow interface, package and class names as named formals - #2080

Draft
kroening wants to merge 1 commit into
mainfrom
kroening/frontend-issue4
Draft

Verilog: allow interface, package and class names as named formals#2080
kroening wants to merge 1 commit into
mainfrom
kroening/frontend-issue4

Verilog: allow interface, package and class names as named formals

de44d23
Select commit
Loading
Failed to load commit list.

Select a check to view from the sidebar