Skip to content

[PATCH] soc: mediatek: pwrap: MT6589 + MT6320 support #66

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Draft
akku1139 wants to merge 3 commits into
base: mainline
Choose a base branch
from
Draft

[PATCH] soc: mediatek: pwrap: MT6589 + MT6320 support #66

Show file tree
Hide file tree
Changes from all commits
Commits
Show all changes
3 commits
Select commit Hold shift + click to select a range
7578da2
dt-bindings: soc: mediatek: pwrap: Add compatible for MT6589 SoC
akku1139 Jul 16, 2026
7eea999
dt-bindings: mfd: mediatek: mt6397: add MT6320 compatible string
akku1139 Jul 16, 2026
d1896df
soc: mediatek: pwrap: add MT6589 PWARP and MT6320 PMIC support
akku1139 Jul 16, 2026
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
1 change: 1 addition & 0 deletions Documentation/devicetree/bindings/mfd/mediatek,mt6397.yaml
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -34,6 +34,7 @@ properties:
compatible:
oneOf:
- enum:
- mediatek,mt6320
- mediatek,mt6323
- mediatek,mt6331 # "mediatek,mt6331" for PMIC MT6331 and MT6332.
- mediatek,mt6328
Expand Down
5 changes: 3 additions & 2 deletions Documentation/devicetree/bindings/soc/mediatek/mediatek,pwrap.yaml
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -19,8 +19,8 @@ description:

IP Pairing

On MT8135 the pins of some SoC internal peripherals can be on the PMIC.
The signals of these pins are routed over the SPI bus using the pwrap
On MT6589 and MT8135, the pins of some SoC internal peripherals can be on the
PMIC. The signals of these pins are routed over the SPI bus using the pwrap
bridge. In the binding description below the properties needed for bridging
are marked with "IP Pairing". These are optional on SoCs which do not support
IP Pairing
Expand All @@ -31,6 +31,7 @@ properties:
- items:
- enum:
- mediatek,mt2701-pwrap
- mediatek,mt6589-pwrap
- mediatek,mt6765-pwrap
- mediatek,mt6779-pwrap
- mediatek,mt6795-pwrap
Expand Down
Loading